

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P. Dox 1450
Alexandria, Virginia 22313-1450
www.ustoto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/620,555 07/17/2003		07/17/2003	Bryan D. Boatright	2207/1012902	9247	
23838 7590 03/03/2005 KENYON & KENYON 1500 K STREET, N.W., SUITE 700 WASHINGTON, DC 20005				EXAM	EXAMINER	
				PEUGH, BRIAN R		
				ART UNIT	PAPER NUMBER	
				2187	-	
				DATE MAILED: 03/03/2009	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
र	10/620,555	BOATRIGHT ET AL.			
Office Action Summary	Examiner	Art Unit			
	Brian R. Peugh	2187			
The MAILING DATE of this communication app Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period to Failure to reply within the set or extended period for reply will, by statute. Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tim y within the statutory minimum of thirty (30) days vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	ely filed will be considered timely. the mailing date of this communication. 35 U.S.C. 6 133).			
Status					
Responsive to communication(s) filed on <u>17 Ju</u> This action is FINAL . 2b)⊠ This Since this application is in condition for allower closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) Claim(s) 31-40 is/are pending in the application 4a) Of the above claim(s) is/are withdray 5) Claim(s) is/are allowed. 6) Claim(s) 31-40 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
9) The specification is objected to by the Examiner 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the of Replacement drawing sheet(s) including the correction of the original transfer and the correction is objected to by the Examiner.	epted or b) objected to by the Edrawing(s) be held in abeyance. See on is required if the drawing(s) is objected to be a second or the drawing(s) is objected to be a second or the drawing(s) is objected to be a second or be a secon	37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 7/17/03.	4) Interview Summary (Paper No(s)/Mail Dat 5) Notice of Informal Pa 6) Other:	e			

DETAILED ACTION

Response to Amendment

This Office Action is in response to applicant's communication filed July 17, 2003. The applicant's remarks and amendment to the specification and/or claims were considered with the results that follow.

Claims 31-40 have been presented for examination in this application. In response to the Applicant's preliminary amendment, claims 1-30 have been cancelled.

Information Disclosure Statement

The information disclosure statement (IDS) submitted on July 17, 2003 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970);and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Application/Control Number: 10/620,555

Art Unit: 2187

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 31-40 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 15-17 and 20 of U.S. Patent No. 6,678,807. Although the conflicting claims are not identical, they are not patentably distinct from each other because all claim limitations of the application were previously recited by the aforementioned patent. As an example, the correspondence between application claim 31 and patent claim 15 is shown.

Application No. 10/620,555	Patent No. 6,678,807
31. A multiple store buffer forwarding apparatus,	15. A system for multiple store buffer forwarding,
comprising:	comprising:
a processor having a write combining buffer,	a processor having a write combining buffer,
and	
·	the write combining buffer including:
	a comparator to receive and compare an incoming
	load operation target address with all cacheline
	addresses of existing write combining buffer
·	entries,
	an address and data buffer coupled to the
	comparator,
	a data valid bits buffer coupled to the address and
	data buffer,
•	a multiplexor coupled to the data valid bits buffer,

	and
	a comparison circuit coupled to the multiplexor;
a non-volatile memory coupled to the processor,	a non-volatile memory coupled to the processor to
said non-volatile memory storing instructions which	store instructions to be executed by the processor
when executed by the processor cause the	to:
processor to:	
execute a plurality of store instructions referencing	execute a plurality of store instructions,
a first memory region;	
,	
execute a load instruction referencing a second	execute a load instruction;
memory region;	·
determine that the second memory region matches	determine that a memory region addressed by the
a cacheline address;	load instruction matches a memory region
	corresponding to a cacheline address in a memory;
determine that the first memory region completely	determine that a memory region data stored by the
covers the second memory region; and	plurality of store instructions completely
	corresponds to the memory location in the memory
	specified by the load instruction; and
transmit a store forward is OK signal.	transmit a store forward is OK signal.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

Claims 36 and 40 are rejected under 35 U.S.C. 102(e) as being anticipated by Witt (US# 6,141,747)

Regarding claim 36, Witt teaches a load forwarding system similar to the claimed invention. The processor may include a load/store unit including a store queue memory (60) (col. 3, lines 2-13) to perform the load forwarding operations. A load/store unit searches a store queue for each byte accessed by the load, where the store queue is able to contain multiple store instructions. Load data may be forwarded from the store queue if the load data is stored therein, which relates to the determining step as claimed [col. 2, lines 12-14; here the matching of first and second memory regions is contemplated, and the covering of the second by the first is realized and produces the

Page 6

forwarding of data as claimed] . Forwarding may occur from up to N stores (where N is the number of bytes accessed by the load), meaning that the single load corresponds to up to maximum of N store instructions (col. 2, lines 2-22). Although the "transmit a signal indicating that store buffer forwarding is authorized" is not explicitly stated, Witt teaches that the data may be forwarded in order to increase the overall performance of the processor, and one of ordinary skill in the art would recognized that a signal to begin the forwarding, as can be interpreted of the claimed recitation, would be inherent and necessary in order to carry out the operation of forwarding data.

Regarding claim 40, Witt teaches that although processor (10) is implemented into the computer system, processor (10a) can be implemented without affecting the computer system. Also, processor (10a) could be identical to processor (10), and thus contain their own individual resources such as cache memories, buses, etc. (col. 20, lines 58-67).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

⁽a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 31 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Witt (US# 6,141,747) and Tanenbaum. The rejections are done in view of the Examiner's best interpretation of the claimed material.

Regarding claim 31, Witt teaches a load forwarding system similar to the claimed invention. The processor may include a load/store unit including a store queue (col. 3, lines 2-6). A load/store unit searches a store queue for each byte accessed by the load, where the store queue is able to contain multiple store instructions. Load data may be forwarded from the store queue if the load data is stored therein, which relates to the determining step as claimed [col. 2, lines 12-14; here the matching of first and second memory regions is contemplated, and the covering of the second by the first is realized and produces the forwarding of data as claimed] . Forwarding may occur from up to N stores (where N is the number of bytes accessed by the load), meaning that the single load corresponds to up to maximum of N store instructions (col. 2, lines 2-22). Although the "transmitting a store forward is OK signal" is not explicitly stated, Witt teaches that the data may be forwarded in order to increase the overall performance of the processor, and one of ordinary skill in the art would recognized that a signal to begin the forwarding, as can be interpreted of the claimed recitation, would be inherent and necessary in order to carry out the operation of forwarding data.

The difference between the claimed subject matter and that of Witt, disclosed supra, is that the claim recites a non-volatile memory coupled to the processor, where the memory stores instructions for enabling store-forwarding operations. The system of Witt teaches the store-forwarding system, but fails to recite a memory that stores the

instructions for performing such store-forwarding operations. One of ordinary skill in the art would recognize that the hardware load/store unit, in conjunction with the processor, is responsible for the store-forwarding system of Witt. Tanenbaum teaches that hardware and software are logically equivalent, in that whatever can be produced in hardware can be reproduced in software (page 11). One of ordinary skill in the art would also recognize that for a software program (instruction) to be repeated, a non-volatile medium such as a disk would be required to store the program. Therefore it would have been obvious to one of ordinary skill in the art having the teachings of Witt and Tanenbaum before him at the time the invention was made to modify the hardware store-forwarding system of Witt to facilitate the software-based system of Tanenbaum, because then should small adjustments to the processing instructions be required, only the instructions (programs) themselves need to be altered and not the logical hardware, thus reducing operational costs.

Regarding claim 35, Witt teaches that although processor (10) is implemented into the computer system, processor (10a) can be implemented without affecting the computer system. Also, processor (10a) could be identical to processor (10), and thus contain their own individual resources such as cache memories, buses, etc. (col. 20, lines 58-67).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian R. Peugh whose telephone number is (571) 272-

Application/Control Number: 10/620,555

Art Unit: 2187

4199. The examiner can normally be reached on Monday-Thursday from 7:00am to 4:30pm. The examiner can also be reached on alternate Friday's from 7:00am to 4:30pm.

Page 9

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks, can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-9600.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Brian R. Peugh Patent Examiner Art Unit 2187

February 24, 2005